CC |
|
Description: | Complement carry |
Operation: | - |
Flags affected: | C, DC |
Registers affected: | Status |
Sources referenced: | Status |
Cycles: | 1 |
Opcode: | |
Actually compiles to: | CLRB 3.1 ; INCSZ 3 |
Microchip PIC syntax: | |
Notes: |
This is a trick to complement the Carry flag that takes advantage of the fact that Carry is the lowest order bit in the status register. You can always switch a zero to a one or a one to a zero by adding one to it. As long as the (little used) DC flag is cleared, incrementing the Status register wil never effect any higher bits such as Z or PA0..2. Using the INCSZ rather than a regular INC keeps the Z flag from being affected. Since the DC was 0 before the INCSZ, there is no way the skip can occur.
To use this instruction, first define the following macro.
CC macro CLRB 3.1 INCSZ 3 endm
file: /Techref/scenix/inst/cc.htm, 2KB, , updated: 2004/12/13 18:38, local time: 2024/8/22 03:01,
18.221.156.173:LOG IN
|
©2024 These pages are served without commercial sponsorship. (No popup ads, etc...).Bandwidth abuse increases hosting cost forcing sponsorship or shutdown. This server aggressively defends against automated copying for any reason including offline viewing, duplication, etc... Please respect this requirement and DO NOT RIP THIS SITE. Questions? <A HREF="http://piclist.com/tecHREF/scenix/inst/cc.htm"> SX Instruction CC </A> |
Did you find what you needed? |
![]() o List host: MIT, Site host massmind.org, Top posters @none found - Page Editors: James Newton, David Cary, and YOU! * Roman Black of Black Robotics donates from sales of Linistep stepper controller kits. * Ashley Roll of Digital Nemesis donates from sales of RCL-1 RS232 to TTL converters. * Monthly Subscribers: Gregg Rew. on-going support is MOST appreciated! * Contributors: Richard Seriani, Sr. |
Welcome to piclist.com! |
.