Searching \ for 'hook-up 16 address lines plus 8 data on SRAM from' in subject line. ()
Make payments with PayPal - it's fast, free and secure! Help us get a faster server
FAQ page:
Search entire site for: 'hook-up 16 address lines plus 8 data on SRAM from'.

No exact or substring matches. trying for part
PICList Thread
'hook-up 16 address lines plus 8 data on SRAM from '
1999\08\23@132046 by eplus1

Does anyone know of a serial-in, parallel-out latched device with the
ability to increment the value on the output? Seems like it would be an easy
addition to a 74595 or some such since the latch has flip flops in it
already... but... I don't find one. Need it to address 16 address lines on a
128K SRAM to preset an address via serial data (out of IO pins on the uP)
and then increment the address quickly as I dump in or read out data.

James Newton, webmaster <>
1-619-652-0593 phoneÊ

1999\08\23@165332 by Harold Hallikainen

picon face
       For a similar application (driving external SRAM), I used one 8
bit port to drive the data lines of the SRAM AND a bunch of 8 bit
parallel latches.  I also have PIC pinse for -WR, -RD, and a latch line
to each of the latches.  The outputs of the parallel latches drive the
address lines of the SRAM.  I'm also driving an LCD module and an FDC
(for which I STILL have a bunch of code to write!) with the resulting
data and address lines.
       There are also 8 pushbutton switches on this project, which used
to use a lot of I/O pins.  Now I have a string of resistors (using
isolated resistor networks) and the switches select which tap is sent to
a single A/D input on the PIC.  I'm using SPDT switches so "lower
priority" switches are locked out when a higher priority one is pressed.
       Also, on this project, I've got an 8 position DIP switch.  One
side of each switch is connected to the "data bus" (driving the SRAM).
The other side of each switch is connected through a 10K resistor (part
of a network) to +5V (other resistors in the network serve as general
pull-ups).  To read the DIP switch, the PIC is set to output and all
lines driven low.  The PIC is switched to input, then after an
"appropriate" delay, the port is read.  Lines with closed switches will
have gone high while the other lines are still low.
       Lotsa functions... very few pins...


Harold Hallikainen
Hallikainen & Friends, Inc.
See the FCC Rules at and comments filed
in LPFM proceeding at

Get the Internet just the way you want it.
Free software, free e-mail, and free Internet access for a month!
Try Juno Web: dl.

More... (looser matching)
- Last day of these posts
- In 1999 , 2000 only
- Today
- New search...